Abstract: A clock and data recovery (CDR) module in 90nm CMOS, for a 10Gbps serial link, integrated with a -18dB attenuation channel, is presented. A novel dual-loop CDR with separate charge pumps for ...
Abstract: For the fault diagnosis problems under variable working conditions, transfer learning is paid more and more attention. However, the non-similarity between different domains is an important ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results